

# SN5454, SN54LS54, SN7454, SN74LS54 4-WIDE AND-OR-INVERT GATES

SDLS115

DECEMBER 1983—REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

## description

These devices contain 4-wide AND-OR-INVERT gates. They perform the following Boolean functions:


$$'54 \quad Y = \overline{AB} + \overline{CD} + \overline{EF} + \overline{GH}$$

$$LS54 \quad Y = \overline{AB} + \overline{CDE} + \overline{FGH} + \overline{IJ}$$


The SN5454 and SN54LS54 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN7454 and SN74LS54 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## logic diagrams (positive logic)

'54



'LS54



**SN5454 . . . J PACKAGE**  
**SN7454 . . . N PACKAGE**

(TOP VIEW)

A	1	14	VCC
C	2	13	B
D	3	12	NU
E	4	11	NU
F	5	10	H
NC	6	9	G
GND	7	8	Y

**SN5454 . . . W PACKAGE**  
(TOP VIEW)


NU	1	14	H
NU	2	13	G
A	3	12	Y
VCC	4	11	GND
B	5	10	NC
C	6	9	F
D	7	8	E

**SN54LS54 . . . J OR W PACKAGE**  
**SN74LS54 . . . D OR N PACKAGE**

(TOP VIEW)

A	1	14	VCC
B	2	13	J
C	3	12	I
D	4	11	H
E	5	10	G
Y	6	9	F
GND	7	8	NC

**SN54LS54 . . . FK PACKAGE**  
(TOP VIEW)



NC—No internal connection

NU—Make no external connection

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


## SN5454, SN54LS54, SN7454, SN74LS54 4-WIDE AND-OR-INVERT GATES

### logic symbols<sup>†</sup>

'54



'LS54




<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, and N package. For the SN54LS54 only, they apply also for the W package.

### schematics

'54



'LS54



Resistor values shown are nominal.

The portion of the circuits within the dashed lines is repeated for each additional 2- or 3-input AND section, as shown in the logic diagram and logic symbols.

## **SN5454, SN7454 4-WIDE AND-OR-INVERT GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTE 1: Voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

		SN5454			SN7454			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage		2		2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
I <sub>OH</sub>	High-level output current			-0.4			-0.4	mA
I <sub>OL</sub>	Low-level output current			16			16	mA
T <sub>A</sub>	Operating free-air temperature	-55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN5454			SN7454			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5			-1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -0.4 mA	2.4	3.4		2.4	3.4		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA	0.2	0.4		0.2	0.4		V
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40			40	μA
I <sub>IL</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6			-1.6	mA
I <sub>OS</sub> <sup>§</sup>	V <sub>CC</sub> = MAX	-20		-55	-18		-55	mA
I <sub>CCH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V		4	8		4	8	mA
I <sub>CCL</sub>	V <sub>CC</sub> = MAX, See Note 2	5.1	9.5		5.1	9.5		mA

<sup>t</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>8</sup> Not more than one output should be shorted at a time.

**NOTE 3:** All inputs of one AND gate at 4.5 V, all others at GND.

switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$  (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Any	Y	$R_L = 400 \Omega$ , $C_L = 15 \text{ pF}$		13	22	ns
$t_{PHI}$					8	15	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

## SN54LS54, SN74LS54 4-WIDE AND-OR-INVERT GATES

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1) . . . . .	7 V			
Input voltage . . . . .	7 V			
Operating free-air temperature: SN54LS54 . . . . .	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$			
SN74LS54 . . . . .	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$			

Storage temperature range . . . . .  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		SN54LS54			SN74LS54			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.7			0.8	V
$I_{OH}$	High-level output current			-0.4			-0.4	mA
$I_{OL}$	Low-level output current			4			8	mA
$T_A$	Operating free-air temperature	-55		125	0		70	$^{\circ}\text{C}$

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS54			SN74LS54			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IK}$	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$	$V_{CC} = \text{MIN}$ , $V_{IL} = \text{MAX}$ , $I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7	3.4		V
$V_{OL}$	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 4 \text{ mA}$		0.25	0.4	0.25	0.4		V
	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 8 \text{ mA}$				0.35	0.5		
$I_I$	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			20			20	$\mu\text{A}$
$I_{IL}$	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS\$}$	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CCH}$	$V_{CC} = \text{MAX}$ , $V_I = 0 \text{ V}$		0.8	1.6	0.8	1.6		mA
$I_{CCL}$	$V_{CC} = \text{MAX}$ , See Note 2		1	2	1	2		mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Any	Y	$R_L = 2 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$	12	20		ns
$t_{PHL}$				12.5	20		ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.